The outline of this paper is as follows; section II presents a new analytical model for the intrinsic noise figure of multiplicative DAs, describing how it is derived. The model is also verified in this section and applied in predicting the noise figure or a two-and three-tiered M-SSDA based on a commonemitter gain cell which reatures the rull roundry process model of Teledyne TSC250 InP double heterojunction bipolar transistor (DHBT) as active device. Section III discusses approaches to optimising the noise performance, gain and bandwidth of multiplicative DAs. Section IV concludes the paper.
II. MODELLING OF NOISE IN MULTIPLICATIVE DAs

A. Evaluating Single Stage Noise Figure
The noise sources of DAs have been identified as: noise associated with the active device(s) in each of the n gain stages; thermal noise contribution from the source impedance at the standard temperature To; thermal noise contribution from input and output transmission line terminations at To; and noise contributions from lossy transmission line elements Il5, l6J. The noise associated with the load impedance is considered part of the network that follows the DA and is therefore not included as a contributor to the DA noise figure. It is usual also, to neglect the losses associated with the transmission line elements (which may include lossy inductors or capacitors) as these are comparatively small [l4-16, 2 I] .
First, we consider the case in which a field effect transistor (FET) such as the MESFET or HEMT is used as the active device. Fig. I shows a simplified equivalent circuit for a MESFET/HEMT featuring its associated Van der Ziel gate and drain noise sources [24J.
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The distributed amplifier (DA) was conceived as a multistage amplifier with better wideband performance arising from the absorption of bandwidth-limiting intrinsic capacitances into artificial transmission lines; and additive gain properties [1-31. However, recent studies have established the potential of the single stage distributed amplifier (SSDA) and its cascaded and matrix derivatives ror remarkable gain-bandwidth performance [4-l3] . The cascaded SSDA (C-SSDA) and matrix SSDA (M-SSDA) both share a unique property in that they employ purely multiplicative gain [l4], hence we have termed them multiplicative DAs. While the SSDA topology presents notable advantages in design simplicity, wideband performance and higher average gain, it offers a poorer signalto-noise behaviour compared to multi-stage DAs. This is due to a rather interesting property of the multi-stage DA, where each additional stage reduces the overall noise figure, a merit which the SSDA and its multiplicative derivatives do not share [l4-l6]. Hence, it is necessary to assess the noise performance of multiplicative DAs, in order to appraise the utility of the topology in system applications. This paper presents an analytical and simulation-based study of the noise figure of multiplicative DAs. [20] ) and under dirrerent loading and termination conditions [21] [22] [23] have also been reported. This work builds on these studies to offer insight into the noise performance of multiplicative DAs, the aim of which is to highlight the peculiarities of the SSDA topology and its multiplicative derivatives. Based on observations from the analytical study, we present approaches to design optimisation that minimise overall noise, to match given design requirements and system specifications. 
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To evaluate the noise contribution due to the active device (i.e. the last term of (5)), the two main noise contributors in the FET device have been identified by Van der Ziel (1962) as the gate and drain noise £ower contributors defined as
R/gm and i~= 4kT o Bg m P, respectively; where Rand P are dimensionless coefficients from Van der Ziel's FET noise behaviour model that depend on bias conditions, device geometry and other technological parameters [24,25]. From (Il), we may observe that the highest proportion of total noise is contributed by the first stage, and the noise contribution from successive stages is only a small fraction of the one preceding it. This is expected in multiplicative amplifiers and agrees with the findings in [14] , which followed a chain matrix approach in deriving the overall noise figure in matrix amplifiers. It also suggests that in the case where the gain and noise figure of individual stages are known, the Friis formula for evaluating overall noise figure in cascaded systems may be applicable [26] . An equivalent expression for the intrinsic noise figure of the HBT-based multiplicative DAs may be readily derived following the approach adopted in arriving at (10). 
where Flolal is the total noise factor, F i and G i are the noise factor and available power gain, respectively of the i-th stage, and m is the number of cascade stages. However, for our application, it is important to note that for Friis' formula to hold, the multiplicative DA must be divided into individual stages, such that F m and G m account for the noise and gain contributions, respectively, from the m-th stage alone, rather than cummulative noise or gain contributions. This is achieved by considering the interstage transmission line network(s) as belonging to thc output of thc preceeding stage [291. This means that noise figure for successive stages need to be computed excluding noise contribution from the terminating resistances of the intermediate transmission lines they share with their respective preceding stages. Hence, if F and G of individual stages are known,
+ ... + ;
where m = -c + -'-f3 represents t e nOise contn ullon (18) to estimate the noise figure of an assumed MESFET bascd multiplicative DA using values adopted in [16] and [30] . The equivalent circuit values are presented in Table I As can be seen in Fig. 3 , there is perfect agreement between the results obtained using (11) and (18), validating the application of (11) in estimating noise figure in multiplicative DAs. It is important to point out that while (18) can also be used to the same end, its application is limited, as it would require that both the noise figure and gain of individual stages be already known.
Figs. 4(a) and (b) shows the result of the application of the derived models in estimating the noise figure of a twoand a three-tiered M-SSDA, respectively, based on a commonemitter gain cell with a full foundry process model of Teledyne TSC250 DHBT InP device [31, 32] . The close agreement between both solid and dashed lines -representing simulated and modelled results, respectively -within the 3-dB bandwidth of the amplifier (~100 GHz) further validates the derived equation. The deviation -which increases with frequency -is attributed to contributions from the inductive reactance from the transmission lines which has not being subtracted from the noise contributions from the individual stages. 
III. DISCUSSION: NOISE PERFORMANCE OPTIMISATION FOR MULTIPLTCATTVE DAs
The following inferences can be drawn from observing (7), in comparison to (6), all pointing to the clear noise-advantage of the multi-stage DAs over the SSDA.
I) The second term is small for large n except for n{3õ or Jr, when the expression has a maximum value of unity; for other phase angles, the term can be minimised by increasing n.
2) The third term is the reciprocal of the forward available gain, and can also be minimised by increasing n.
3) The fourth and firth terms, accounting for noise contributions from the FET gate and drain noise generators, respectively, also reflect inverse proportionality to n, and can be made negligible by increasing n.
However, while it is clear that the SSDA has a disadvantage in noise performance, it is possible to improve gain-to-noise ratio of the multiplicative DA by considering available design trade-offs. A major insight that both (II) and the adapted Friis fomula offer is the need to make the noise factor of the first stage of the multiplicative DA as low as possible while
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IV. CONCLUSION keeping the gain high. Firstly, by inspecting (6), we can see that increasing the impedance of the input line Z1r9 -Z1rb in the HBT-based case -the second and last terms can be made smaller, reducing F in both the first tier and the overall amplifier. This would also result in increased gain (from (4) however, the cut-off frequency of the input line, and as a result, the amplifier bandwidth would be reduced commensurately.
An alternative solution that does not sacrifice bandwidth but slightly increases design complexity is to use a transistor with a higher bandwidth potential in the first stage. We might recall that the main bandwidth limiting intrinsic elements of the FET and HBT active devices, C 9 , and C 1r , respectively, are both dependent on bias current and emitter/source area. This presents a trade-off: a smaller active area reduces the input capacitance thus increasing the bandwidth, but yielding lower gain and lower output power due to lower transconductance values [12, 33] . Adopting such a device in the first stage creates an allowance to design the transmission line of the first stage at a higher characteristic impedance with reduced overall bandwidth penalty. The shortfall in gain can then be compensated by using transistors with higher transconductance in subsequent gain-cell tiers. A useful figure-of-merit for determining the optimum gain-noise relation for the initial cell of cascaded systems is the noise measure (M) from [34] .
Overall, considering the noise performance merit of the conventional multi-stage DA, vis-a-vis its gain and bandwidth performance limitation, the case for multiplicative DAs becomes even more compelling. While the noise figure of the multiplicative DA increases quadratically with additional stages, this trend is offset by the gain which increases at an exponential rate, progressively increasing the margin between amplification and added noise. Furthermore, considering that the limitations of the multi-stage DA become more pronounced in ultra-high frequency designs as process parasitics become more predominant in their effect, we find higher justitication in adopting the multiplicative DA topologies for ultra-wideband amplification.
The support of the Petroleum Technology Development Fund (PTDF) of Nigeria through the sponsorship of T. Odedeyi's PhD program is acknowledged. 
